

OLLSCOIL NA hEIREANN, CORCAIGH
THE NATIONAL UNIVERSITY OF IRELAND, CORK

COLAISTE NA hOLLSCOILE, CORCAIGH
UNIVERSITY COLLEGE, CORK

SAMPLE Examinations 2010

CS2507 Computer Architecture

An Scrúdaitheoir Eachtrannach
An Ceann Roinne
An Scrúdaitheoir Innheánach

Total Marks: 80

Answer TWO QUESTIONS

TIME ALLOWED: 1.5 hours

NOTE: TomAL schematic and other datasheets are attached

QUESTION 1 (40 Marks)

- (a) Briefly explain the following addressing modes: implied, register, immediate, direct, register indirect. **15 Marks**
- (b) List the registers visible at the ISA level in the Intel 8085 processor. Give a brief description of each register and its function. **12 Marks**
- (c) Describe the memory organisation of the Intel 8085 architecture. Include accounts of register use in the formation of memory addresses. **13 Marks**

QUESTION 2 (40 Marks)

- (a) Convert the following unsigned decimal numbers first to octal and from there to binary and hexadecimal, showing all workings: 63D, 1259D, 127D, 15D. **12 Marks**
- (b) Convert the following signed decimal numbers to hexadecimal, using twos-complement representation with four hexadecimal digits in the final number:
-63D, -1259D, -127D, -15D **12 Marks**
- (c) Consider the IEEE 754 single-precision floating-point format.
- (i) What are the advantages of using a biased exponent? **3 Marks**
- (ii) Describe the IEEE 754 single-precision floating-point format. **7 Marks**
- (iii) How would the number $0.1011 * 2^{-101}$ be represented in this format? **6 Marks**

QUESTION 3 (40 Marks)

This question is to be answered in the context of the attached TomAL Schematic.

- (a) Explain the use of the circuit components labelled "245 U2" and "245 U13", including how they are connected in the circuit. **8 Marks**
- (b) Explain the uses of the circuit components labelled "374 U8" and "245 U13", including how they are connected in the circuit. **8 Marks**
- (c) Write brief descriptions of the functions performed by the signals labelled $\overline{\text{EPROM}}$, $\overline{\text{RAM}}$, $\overline{\text{BIOR}}$ and $\overline{\text{BIOW}}$ on the circuit component marked "EPLD U6". **12 Marks**
- (d) The 8085 assembly language program below sets up the 8255 PPI to operate in a certain mode and perform a particular function. What quantities should replace the markers #1, #2, #3 and #4? Just say what they are; you do not need to work out the numbers. What symbols should replace the markers #5, #6, #7, #8 and #9? You must give the correct symbol corresponding to each marker. **12 Marks**

```
CNTW      EQU    #1
CNTADD    EQU    #2
PORTA     EQU    #3
PORTB     EQU    #4


          ORG    0A000H

          MVI    A, #5      ;Put the control word in the A-reg and
          OUT    #6      ;output it to the control port address.
LOOP:     IN     #7      ;Input data from port A switches and
          OUT    #8      ;output this data to port B LEDs

          JMP    #9      ;Loop continuously

          END
```

TomAL SCHEMATIC



8259	D8 - DB
8253	DC - DF
8251	E4 - E7 COM2
8251	EC - EF COM1
8255	E8 - EB

EPROM		RAM	
27256	27128	6264	43256
PIN 1	VPP	VPP	NC
PIN 27	A14	PGM	WE
PIN 26	A13	A13	CS2
		A13	A13

J2
 EPROM CONF.
 FOR 27128
 VCC
 PIN 27
 PIN 26
 DOTTED FOR 27256

MM74HC245A Octal 3-STATE Transceiver

General Description

The MM74HC245A 3-STATE bidirectional buffer utilizes advanced silicon-gate CMOS technology, and is intended for two-way asynchronous communication between data buses. It has high drive current outputs which enable high speed operation even when driving large bus capacitances. This circuit possesses the low power consumption and high noise immunity usually associated with CMOS circuitry, yet has speeds comparable to low power Schottky TTL circuits.

This device has an active LOW enable input \bar{G} and a direction control input, DIR. When DIR is HIGH, data flows from the A inputs to the B outputs. When DIR is LOW, data flows from the B inputs to the A outputs. The MM74HC245A transfers true data from one bus to the other.

This device can drive up to 15 LS-TTL Loads, and does not have Schmitt trigger inputs. All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

Features


- Typical propagation delay: 13 ns
- Wide power supply range: 2–6V
- Low quiescent current: 80 μ A maximum (74 HC)
- 3-STATE outputs for connection to bus oriented systems
- High output drive: 6 mA (minimum)
- Same as the 645

Ordering Code:

Order Number	Package Number	Package Description
MM74HC245AWM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC245ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC245AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC245AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

Control Inputs		Operation
\bar{G}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

H = HIGH Level
L = LOW Level
X = Irrelevant

MM74HC374 3-STATE Octal D-Type Flip-Flop

General Description

The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

These devices are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The 74HC logic family is speed, function, and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features


- Typical propagation delay: 20 ns
- Wide operating voltage range: 2–6V
- Low input current: 1 μ A maximum
- Low quiescent current: 80 μ A maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads

Ordering Code:

Order Number	Package Number	Package Description
MM74HC374WMM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC374MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table

Output Control	Clock	Data	Output
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

H = HIGH Level
L = LOW Level
X = Don't Care
↑ = Transition from LOW-to-HIGH
Z = High Impedance State
 Q_0 = The level of the output before steady state input conditions were established



8085AH/8085AH-2/8085AH-1 8-BIT HMOS MICROPROCESSORS

- Single +5V Power Supply with 10% Voltage Margins
 - 3 MHz, 5 MHz and 6 MHz Selections Available
 - 20% Lower Power Consumption than 8085A for 3 MHz and 5 MHz
 - 1.3 μ s Instruction Cycle (8085AH); 0.8 μ s (8085AH-2); 0.67 μ s (8085AH-1)
 - 100% Software Compatible with 8080A
 - On-Chip Clock Generator (with External Crystal, LC or RC Network)
 - On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
 - Four Vectored Interrupt Inputs (One Is Non-Maskable) Plus an 8080A-Compatible Interrupt
 - Serial In/Serial Out Port
 - Decimal, Binary and Double Precision Arithmetic
 - Direct Addressing Capability to 64K Bytes of Memory
 - Available in 40-Lead Cerdip and Plastic Packages
- (See Packaging Spec., Order #231369)

1

The Intel 8085AH is a complete 8-bit parallel Central Processing Unit (CPU) implemented in N-channel, depletion load, silicon gate technology (HMOS). Its instruction set is 100% software compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's [8085AH (CPU), 8156H (RAM/IO) and 8755A (EPROM/IO)] while maintaining total system expandability. The 8085AH-2 and 8085AH-1 are faster versions of the 8085AH.

The 8085AH incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a higher level of system integration.

The 8085AH uses a multiplexed data bus. The address is split between the 8-bit address bus and the 8-bit data bus. The on-chip address latches of 8155H/8156H/8755A memory products allow a direct interface with the 8085AH.




Figure 1. 8085AH CPU Functional Block Diagram




Figure 2. 8085AH Pin Configuration

Table 1. Pin Description

Symbol	Type	Name and Function																																								
A ₈ –A ₁₅	O	ADDRESS BUS: The most significant 8 bits of memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.																																								
AD ₀ –7	I/O	MULTIPLEXED ADDRESS/DATA BUS: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.																																								
ALE	O	ADDRESS LATCH ENABLE: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.																																								
S ₀ , S ₁ and IO/ \bar{M}	O	<p>MACHINE CYCLE STATUS:</p> <table border="1"> <thead> <tr> <th>IO/\bar{M}</th> <th>S₁</th> <th>S₀</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> <td>Memory write</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>Memory read</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>I/O write</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>I/O read</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>Opcode fetch</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>Interrupt Acknowledge</td> </tr> <tr> <td>*</td> <td>0</td> <td>0</td> <td>Halt</td> </tr> <tr> <td>*</td> <td>X</td> <td>X</td> <td>Hold</td> </tr> <tr> <td>*</td> <td>X</td> <td>X</td> <td>Reset</td> </tr> </tbody> </table> <p>* = 3-state (high impedance) X = unspecified</p> <p>S₁ can be used as an advanced R/\bar{W} status. IO/\bar{M}, S₀ and S₁ become valid at the beginning of a machine cycle and remain stable throughout the cycle. The falling edge of ALE may be used to latch the state of these lines.</p>	IO/ \bar{M}	S ₁	S ₀	Status	0	0	1	Memory write	0	1	0	Memory read	1	0	1	I/O write	1	1	0	I/O read	0	1	1	Opcode fetch	1	1	1	Interrupt Acknowledge	*	0	0	Halt	*	X	X	Hold	*	X	X	Reset
IO/ \bar{M}	S ₁	S ₀	Status																																							
0	0	1	Memory write																																							
0	1	0	Memory read																																							
1	0	1	I/O write																																							
1	1	0	I/O read																																							
0	1	1	Opcode fetch																																							
1	1	1	Interrupt Acknowledge																																							
*	0	0	Halt																																							
*	X	X	Hold																																							
*	X	X	Reset																																							
\bar{RD}	O	READ CONTROL: A low level on \bar{RD} indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.																																								
\bar{WR}	O	WRITE CONTROL: A low level on \bar{WR} indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of \bar{WR} . 3-stated during Hold and Halt modes and during RESET.																																								
READY	I	READY: If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the CPU will wait an integral number of clock cycles for READY to go high before completing the read or write cycle. READY must conform to specified setup and hold times.																																								
HOLD	I	HOLD: Indicates that another master is requesting the use of the address and data buses. The CPU, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data \bar{RD} , \bar{WR} , and IO/ \bar{M} lines are 3-stated.																																								
HLDA	O	HOLD ACKNOWLEDGE: Indicates that the CPU has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The CPU takes the bus one half clock cycle after HLDA goes low.																																								
INTR	I	INTERRUPT REQUEST: Is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an \bar{INTA} will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.																																								

Table 1. Pin Description (Continued)

Symbol	Type	Name and Function
INTA	O	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) \overline{RD} during the Instruction cycle after an INTR is accepted. It can be used to activate an 8259A Interrupt chip or some other interrupt port.
RST 5.5 RST 6.5 RST 7.5	I	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. The priority of these interrupt is ordered as shown in Table 2. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.
TRAP	I	TRAP: Trap interrupt is a non-maskable RESTART interrupt. It is recognized at the same time as INTR or RST 5.5–7.5. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt. (See Table 2.)
RESET IN	I	RESET IN: Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay (see Figure 3). Upon power-up, RESET IN must remain low for at least 10 ms after minimum V_{CC} has been reached. For proper reset operation after the power-up duration, RESET IN should be kept low a minimum of three clock periods. The CPU is held in the reset condition as long as RESET IN is applied.
RESET OUT	O	RESET OUT: Reset Out indicates CPU is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X ₁ , X ₂	I	X₁ and X₂: Are connected to a crystal, LC, or RC network to drive the internal clock generator. X ₁ can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK	O	CLOCK: Clock output for use as a system clock. The period of CLK is twice the X ₁ , X ₂ input period.
SID	I	SERIAL INPUT DATA LINE: The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
SOD	O	SERIAL OUTPUT DATA LINE: The output SOD is set or reset as specified by the SIM instruction.
V _{CC}		POWER: + 5 volt supply.
V _{SS}		GROUND: Reference.

1

Table 2. Interrupt Priority, Restart Address and Sensitivity

Name	Priority	Address Branched to ⁽¹⁾ When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising Edge AND High Level until Sampled
RST 7.5	2	3CH	Rising Edge (Latched)
RST 6.5	3	34H	High Level until Sampled
RST 5.5	4	2CH	High Level until Sampled
INTR	5	(Note 2)	High Level until Sampled

NOTES:

1. The processor pushes the PC on the stack before branching to the indicated address.
2. The address branched to depends on the instruction provided to the CPU when the interrupt is acknowledged.




Figure 3. Power-On Reset Circuit

FUNCTIONAL DESCRIPTION

The 8085AH is a complete 8-bit parallel central processor. It is designed with N-channel, depletion load, silicon gate technology (HMOS), and requires a single +5V supply. Its basic clock speed is 3 MHz (8085AH), 5 MHz (8085AH-2), or 6 MHz (8085-AH-1), thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The CPU (8085AH), a RAM/IO (8156H), and an EPROM/IO chip (8755A).

The 8085AH has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085AH register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 Bits
PC	Program Counter	16-Bit Address
BC, DE, HL	General-Purpose Registers; data pointer (HL)	8-Bits x 6 or 16 Bits x 3
SP	Stack Pointer	16-Bit Address
Flags or F	Flag Register	5 Flags (8-Bit Space)

The 8085AH uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The 8085AH provides \overline{RD} , \overline{WR} , S_0 , S_1 , and IO/\overline{M} signals for bus control. An Interrupt Acknowledge signal (\overline{INTA}) is also provided. HOLD and all Interrupts are synchronized with the processor's internal clock. The 8085AH also provides Serial Input Data

(SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085AH has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt, and a bus vectored interrupt, INTR.

INTERRUPT AND SERIAL I/O

The 8085AH has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupt cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 2.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are *high level-sensitive* like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST 7.5 is *rising edge-sensitive*.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request (a normally high level signal with a low going pulse is recommended for highest system noise immunity). The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 8085AH. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. (See SIM, Chapter 5 of the 8080/8085 User's Manual.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP—highest priority, RST 7.5, RST 6.5, RST 5.5, INTR—lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the

highest priority. It is not affected by any flag or mask. The TRAP input is both *edge and level sensitive*. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 4 illustrates the TRAP interrupt request circuitry within the 8085AH. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an EI instruction is executed.




Figure 4. TRAP and RESET In Circuit

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5–7.5 will provide current Interrupt Enable status, revealing that interrupts are disabled. See the description of the RIM instruction in the 8080/8085 Family User's Manual.

The serial I/O system is also controlled by the RIM and SIM instruction. SID is read by RIM, and SIM sets the SOD data.

DRIVING THE X₁ AND X₂ INPUTS

You may drive the clock inputs of the 8085AH, 8085AH-2, or 8085AH-1 with a crystal, an LC tuned circuit, an RC network, or an external clock source. The crystal frequency must be at least 1 MHz, and must be twice the desired internal clock frequency;

hence, the 8085AH is operated with a 6 MHz crystal (for 3 MHz clock), the 8085AH-2 operated with a 10 MHz crystal (for 5 MHz clock), and the 8085AH-1 can be operated with a 12 MHz crystal (for 6 MHz clock). If a crystal is used, it must have the following characteristics:

Parallel resonance at twice the clock frequency desired

C_L (load capacitance) ≤ 30 pF

C_S (Shunt capacitance) ≤ 7 pF

R_S (equivalent shunt resistance) ≤ 75Ω

Drive level: 10 mW

Frequency tolerance: ±0.005% (suggested)

Note the use of the 20 pF capacitor between X₂ and ground. This capacitor is required with crystal frequencies below 4 MHz to assure oscillator startup at the correct frequency. A parallel-resonant LC circuit may be used as the frequency-determining network for the 8085AH, providing that its frequency tolerance of approximately ±10% is acceptable. The components are chosen from the formula:

$$f = \frac{1}{2\pi\sqrt{L(C_{ext} + C_{int})}}$$

To minimize variations in frequency, it is recommended that you choose a value for C_{ext} that is at least twice that of C_{int}, or 30 pF. The use of an LC circuit is not recommended for frequencies higher than approximately 5 MHz.

An RC circuit may be used as the frequency-determining network for the 8085AH if maintaining a precise clock frequency is of no importance. Variations in the on-chip timing generation can cause a wide variation in frequency when using the RC mode. Its advantage is its low component cost. The driving frequency generated by the circuit shown is approximately 3 MHz. It is not recommended that frequencies greatly higher or lower than this be attempted.

Figure 5 shows the recommended clock driver circuits. Note in d and e that pullup resistors are required to assure that the high level voltage of the input is at least 4V and maximum low level voltage of 0.8V.

For driving frequencies up to and including 6 MHz you may supply the driving signal to X₁ and leave X₂ open-circuited (Figure 5d). If the driving frequency is from 6 MHz to 12 MHz, stability of the clock generator will be improved by driving both X₁ and X₂ with a push-pull source (Figure 5e). To prevent self-oscillation of the 8085AH, be sure that X₂ is not coupled back to X₁ through the driving circuit.

1

Table 6. Instruction Set Summary

Mnemonic	Instruction Code								Operations Description
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
MOVE, LOAD AND STORE									
MOV r1 r2	0	1	D	D	D	S	S	S	Move register to register
MOV M.r	0	1	1	1	0	S	S	S	Move register to memory
MOV r.M	0	1	D	D	D	1	1	0	Move memory to register
MVI r	0	0	D	D	D	1	1	0	Move immediate register
MVI M	0	0	1	1	0	1	1	0	Move immediate memory
LXI B	0	0	0	0	0	0	0	1	Load immediate register Pair B & C
LXI D	0	0	0	1	0	0	0	1	Load immediate register Pair D & E
LXI H	0	0	1	0	0	0	0	1	Load immediate register Pair H & L
STAX B	0	0	0	0	0	0	1	0	Store A indirect
STAX D	0	0	0	1	0	0	1	0	Store A indirect
LDAX B	0	0	1	0	1	0	1	0	Load A indirect
LDAX D	0	0	0	1	1	0	1	0	Load A indirect
STA	0	0	1	1	0	0	1	0	Store A direct
LDA	0	0	1	1	1	0	1	0	Load A direct
SHLD	0	0	1	0	0	0	1	0	Store H & L direct
LHLD	0	0	1	0	1	0	1	0	Load H & L direct
XCHG	1	1	1	0	1	0	1	1	Exchange D & E, H & L Registers
STACK OPS									
PUSH B	1	1	0	0	0	1	0	1	Push register Pair B & C on stack
PUSH D	1	1	0	1	0	1	0	1	Push register Pair D & E on stack
PUSH H	1	1	1	0	0	1	0	1	Push register Pair H & L on stack
PUSH PSW	1	1	1	1	0	1	0	1	Push A and Flags on stack
POP B	1	1	0	0	0	0	0	1	Pop register Pair B & C off stack
POP D	1	1	0	1	0	0	0	1	Pop register Pair D & E off stack
POP H	1	1	1	0	0	0	0	1	Pop register Pair H & L off stack

Mnemonic	Instruction Code								Operations Description
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
STACK OPS (Continued)									
POP PSW	1	1	1	1	0	0	0	1	Pop A and Flags off stack
XTHL	1	1	1	0	0	0	1	1	Exchange top of stack, H & L
SPHL	1	1	1	1	1	0	0	1	H & L to stack pointer
LXI SP	0	0	1	1	0	0	0	1	Load immediate stack pointer
INX SP	0	0	1	1	0	0	1	1	Increment stack pointer
DCX SP	0	0	1	1	1	0	1	1	Decrement stack pointer
JUMP									
JMP	1	1	0	0	0	0	1	1	Jump unconditional
JC	1	1	0	1	1	0	1	0	Jump on carry
JNC	1	1	0	1	0	0	1	0	Jump on no carry
JZ	1	1	0	0	1	0	1	0	Jump on zero
JNZ	1	1	0	0	0	0	1	0	Jump on no zero
JP	1	1	1	1	0	0	1	0	Jump on positive
JM	1	1	1	1	1	0	1	0	Jump on minus
JPE	1	1	1	0	1	0	1	0	Jump on parity even
JPO	1	1	1	0	0	0	1	0	Jump on parity odd
PCHL	1	1	1	0	1	0	0	1	H & L to program counter
CALL									
CALL	1	1	0	0	1	1	0	1	Call unconditional
CC	1	1	0	1	1	1	0	0	Call on carry
CNC	1	1	0	1	0	1	0	0	Call on no carry
CZ	1	1	0	0	1	1	0	0	Call on zero
CNZ	1	1	0	0	0	1	0	0	Call on no zero
CP	1	1	1	1	0	1	0	0	Call on positive
CM	1	1	1	1	1	1	0	0	Call on minus
CPE	1	1	1	0	1	1	0	0	Call on parity even
CPO	1	1	1	0	0	1	0	0	Call on parity odd
RETURN									
RET	1	1	0	0	1	0	0	1	Return
RC	1	1	0	1	1	0	0	0	Return on carry
RNC	1	1	0	1	0	0	0	0	Return on no carry
RZ	1	1	0	0	1	0	0	0	Return on zero

Table 6. Instruction Set Summary (Continued)

Mnemonic	Instruction Code								Operations Description	
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
RETURN (Continued)										
RNZ	1	1	0	0	0	0	0	0	0	Return on no zero
RP	1	1	1	1	0	0	0	0	0	Return on positive
RM	1	1	1	1	1	0	0	0	0	Return on minus
RPE	1	1	1	0	1	0	0	0	0	Return on parity even
RPO	1	1	1	0	0	0	0	0	0	Return on parity odd
RESTART										
RST	1	1	A	A	A	1	1	1	1	Restart
INPUT/OUTPUT										
IN	1	1	0	1	1	0	1	1	1	Input
OUT	1	1	0	1	0	0	1	1	1	Output
INCREMENT AND DECREMENT										
INR r	0	0	D	D	D	1	0	0	0	Increment register
DCR r	0	0	D	D	D	1	0	1	0	Decrement register
INR M	0	0	1	1	0	1	0	0	0	Increment memory
DCR M	0	0	1	1	0	1	0	1	0	Decrement memory
INX B	0	0	0	0	0	0	1	1	1	Increment B & C registers
INX D	0	0	0	1	0	0	1	1	1	Increment D & E registers
INX H	0	0	1	0	0	0	1	1	1	Increment H & L registers
DCX B	0	0	0	0	1	0	1	1	1	Decrement B & C
DCX D	0	0	0	1	1	0	1	1	1	Decrement D & E
DCX H	0	0	1	0	1	0	1	1	1	Decrement H & L
ADD										
ADD r	1	0	0	0	0	S	S	S	S	Add register to A
ADC r	1	0	0	0	1	S	S	S	S	Add register to A with carry
ADD M	1	0	C	0	0	1	1	0	0	Add memory to A
ADC M	1	0	0	0	1	1	1	0	0	Add memory to A with carry
ADI	1	1	0	0	0	1	1	0	0	Add immediate to A
ACI	1	1	0	0	1	1	1	0	0	Add immediate to A with carry
DAD B	0	0	0	0	1	0	0	0	1	Add B & C to H & L

Mnemonic	Instruction Code								Operations Description	
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
ADD (Continued)										
DADD	0	0	0	1	1	0	0	0	1	Add D & E to H & L
DAD H	0	0	1	0	1	0	0	0	1	Add H & L to H & L
DAD SP	0	0	1	1	1	0	0	0	1	Add stack pointer to H & L
SUBTRACT										
SUB r	1	0	0	1	0	S	S	S	S	Subtract register from A
SBB r	1	0	0	1	1	S	S	S	S	Subtract register from A with borrow
SUB M	1	0	0	1	0	1	1	0	0	Subtract memory from A
SBB M	1	0	0	1	1	1	1	0	0	Subtract memory from A with borrow
SUI	1	1	0	1	0	1	1	0	0	Subtract immediate from A
SBI	1	1	0	1	1	1	1	0	0	Subtract immediate from A with borrow
LOGICAL										
ANA r	1	0	1	0	0	S	S	S	S	And register with A
XRA r	1	0	1	0	1	S	S	S	S	Exclusive OR register with A
ORA r	1	0	1	1	0	S	S	S	S	OR register with A
CMP r	1	0	1	1	1	S	S	S	S	Compare register with A
ANA M	1	0	1	0	0	1	1	0	0	And memory with A
XRA M	1	0	1	0	1	1	1	0	0	Exclusive OR memory with A
ORA M	1	0	1	1	0	1	1	0	0	OR memory with A
CMP M	1	0	1	1	1	1	1	0	0	Compare memory with A
ANI	1	1	1	0	0	1	1	0	0	And immediate with A
XRI	1	1	1	0	1	1	1	0	0	Exclusive OR immediate with A
ORI	1	1	1	1	0	1	1	0	0	OR immediate with A
CPI	1	1	1	1	1	1	1	0	0	Compare immediate with A

1

Table 6. Instruction Set Summary (Continued)

Mnemonic	Instruction Code								Operations Description
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
ROTATE									
RLC	0	0	0	0	0	1	1	1	Rotate A left
RRC	0	0	0	0	1	1	1	1	Rotate A right
RAL	0	0	0	1	0	1	1	1	Rotate A left through carry
RAR	0	0	0	1	1	1	1	1	Rotate A right through carry
SPECIALS									
CMA	0	0	1	0	1	1	1	1	Complement A
STC	0	0	1	1	0	1	1	1	Set carry
CMC	0	0	1	1	1	1	1	1	Complement carry
DAA	0	0	1	0	0	1	1	1	Decimal adjust A

Mnemonic	Instruction Code								Operations Description
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
CONTROL									
EI	1	1	1	1	1	0	1	1	Enable Interrupts
DI	1	1	1	1	0	0	1	1	Disable Interrupt
NOP	0	0	0	0	0	0	0	0	No-operation
HLT	0	1	1	1	0	1	1	0	Halt
NEW 8085AH INSTRUCTIONS									
RIM	0	0	1	0	0	0	0	0	Read Interrupt Mask
SIM	0	0	1	1	0	0	0	0	Set Interrupt Mask

NOTES:

1. DDS or SSS: B 000, C 001, D 010, E011, H 100, L101, Memory 110, A 111.
 2. Two possible cycle times (6/12) indicate instruction cycles dependent on condition flags.
- *All mnemonics copyrighted © Intel Corporation 1976.