## CS2507 Computer Architecture

## Lecture 3

## The Instruction Set

## The 8085 Processor

The 8085 processor is an 8 -bit CPU. It has an 8 -bit accumulator (ACC or A) with a 16 -bit PC. Thus the maximum addressable main memory size is 64 K . Other registers are:

| BC | 16-bit register B or 8-bit registers B and C | General purpose |
| :--- | :--- | :--- |
| DE | 16-bit register D or 8-bit registers D and E | General purpose |
| HL | 16-bit register H or 8-bit registers H and L | Data pointer |
| SP | 16-bit address register | Stack pointer |
| Flags | 8-bit flags register | Contains 5 condition flags |

Instructions are variable-length and can occupy 1,2 or 3 bytes.
Operand addressing modes available are implied, register, immediate, direct and register indirect (using the BC, DE and HL register pairs as 16-bit pointers to memory).

Conditions are indicated by setting 1-bit flags to show the result of an ALU operation. The flags can be tested using conditional jump, call or return instructions. There are 5 condition flags: Sign (s), Zero (z), Auxiliary Carry (ac), Parity (P) and Carry (cy). These flags are padded with 3 extra bits to form an 8-bit Flags register, so that $\mathrm{s}, \mathrm{z}, \mathrm{ac}, \mathrm{p}$ and cy occupy bits $7,6,4,2$ and 0 of the Flags register. The Flags register is not accessible as an entity in its own right, but forms the low byte of the 16 -bit Program Status Word (PSW). The high byte of the PSW is obtained from the A register. The PSW is accessible only via PUSH and POP stack operations.

The Sign flag is set when the result of an ALU operation is negative, according to the Two's Complement number representation. The Zero flag is set when the result of an operation is zero. The Auxiliary Carry flag is not explicitly accessible by conditional test instructions, but is used internally in the Binary Coded Decimal (BCD) correction instruction, Decimal Adjust Accumulator (DAA). The Parity flag is set if the A register contains an even number of 1 bits, a condition known as even parity. The Carry flag is set when a carry out of bit 7 occurs as a result of an arithmetic operation.

Memory is byte-organised, with the Little-Endian convention employed for the storage of
multiple-byte quantities.
Stack is located off-chip, in main memory and is accessed through the SP. The stack expands into memory locations having lower addresses than those already occupied. The SP is decremented before a byte is saved on the stack. Only 16-bit quantities are moved to and from the stack.

There is an allowance for a separate address space via Input and Output instructions.
The ALU directly provides for addition and subtraction (including increment and decrement) of signed and unsigned 8-bit integers, although a few 16-bit operations are permitted. Comparisons are performed by internal subtraction with modification to allow for special cases. Logical AND, OR, NOT and XOR operations are provided, as are single-bit rotations of 8 - and 9-bit quantities.

Machine control includes instructions to enable and disable interrupts, set and read an interrupt mask as well as the standard No-operation and Halt instructions.

Software interrupts allow for 8 levels of Supervisor Call (SVC).

## Instructions by Class

## Data Movement Group

| MOV ra, rb | Move (Copy) contents of rb to ra | $\mathrm{r} 8[\mathrm{a}]<-\mathrm{r} 8[\mathrm{~b}]$ |
| :--- | :--- | :--- |
| MOV M, r | Move contents of r to memory | $\mathrm{m}<\mathrm{HL}><-\mathrm{r} 8$ |
| MOV r8, M | Move contents of memory to register | $\mathrm{r} 8<-\mathrm{m}<\mathrm{HL}>$ |
| MVI r8, imm8 | Move immediate data to register | $\mathrm{r} 8<-\mathrm{imm} 8$ |
| MVI M, imm8 | Move immediate data to memory | $\mathrm{m}<\mathrm{HL}><-\mathrm{imm} 8$ |
| LXI B, imm16 | Move immed data to register pair BC | $\mathrm{B}<-\mathrm{imm16[8..15];}$ |
| LXI D, imm16 | Move immed data to register pair DE | $\mathrm{D}<-\mathrm{imm16[8..15];}$ |
|  |  | $\mathrm{E}<-\mathrm{imm16[0..7]}$ |
| LXI H, imm16 | Move immed data to register pair HL | $\mathrm{H}<-\mathrm{imm} 16[8 . .15] ;$ |
| STAX B | Store indirect | $\mathrm{L}<-\mathrm{imm16[0..7]}$ |


| STAX D | Store indirect | $\mathrm{m}<\mathrm{DE}><-\mathrm{A}$ |
| :---: | :---: | :---: |
| LDAX B | Load indirect | $\mathrm{A}<-\mathrm{m}<\mathrm{BC}>$ |
| LDAX D | Load indirect | A <- m<DE> |
| STA addr | Store A direct | m<addr> <- A |
| LDA addr | Load A direct | A <- m<addr $>$ |
| SHLD addr | Store H \& L direct | m<addr> <- L; |
|  |  | $\mathrm{m}<$ addr $+1><-\mathrm{H}$ |
| LHLD addr | Load H \& L direct | $\mathrm{L}<-\mathrm{m}<$ addr $>$; |
|  |  | $\mathrm{H}<-\mathrm{m}<$ addr $+1>$ |
| XCHG | Exchange contents of DE and HL | D $<->\mathrm{H} ; \mathrm{E}<->\mathrm{L}$ |
| Stack Operations |  |  |
| PUSH B | SP <-SP - $1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{B} ; \mathrm{SP}<$ | ; m<SP> <- C |
| PUSH D | SP <- SP - $1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{D} ; \mathrm{SP}<$ | $1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{E}$ |
| PUSH H | SP <- SP - 1; m<SP> <- H; SP <- | 1; m<SP> <-L |
| PUSH PSW | SP <- SP - 1; m<SP> <- Flags; S | - $1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{A}$ |
| POP B | $\mathrm{C}<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1 ; \mathrm{B}<-$ | > SP <- SP + 1 |
| POP D | $\mathrm{C}<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1 ; \mathrm{B}<-$ | ; SP <- SP + 1 |
| POP H | $\mathrm{C}<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1 ; \mathrm{B}<-$ | ; SP <- SP + 1 |
| POP PSW | $\mathrm{C}<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1 ; \mathrm{B}<-$ | ; SP <- SP + 1 |
| XTHL | L $<->\mathrm{m}<$ SP> $; \mathrm{H}\langle->\mathrm{m}<$ SP+1> |  |
| SPHL | SP <- HL |  |
| LXI SP, imm16 | SP <- imm16 |  |
| INX SP | SP <- SP + 1 |  |
| DCX SP | SP <- SP - 1 |  |


| Branch Group: Jump, Call, Return |  |
| :---: | :---: |
| JMP addr | PC <- addr |
| JC addr | if cy then PC <- addr |
| JNC addr | if !cy then PC <- addr |
| JZ addr | if z then PC <- addr |
| JNZ addr | if z then PC <- addr |
| JP addr | if !s then PC <- addr |
| JM addr | if $s$ then PC <- addr |
| JPE addr | if p then $\mathrm{PC}<-\mathrm{addr}$ |
| JPO addr | if !p then PC <- addr |
| PCHL | PC <- HL |
| CALL addr | $\mathrm{SP}<-\mathrm{SP}-1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[8 . .15]$; |
|  | $\mathrm{SP}<-\mathrm{SP}-1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[0 . .7]$; |
|  | PC <- addr |
| CC | if cy then $\{$ SP <- SP - 1; m<SP> <- PC[8..15]; |
|  | $\mathrm{SP}<-\mathrm{SP}-1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[0 . .7]$; |
|  | $\mathrm{PC}<-\mathrm{addr}\}$ |
| CNC | if !cy then $\{\mathrm{SP}<-\mathrm{SP}-1$; m<SP> <- PC[8..15]; |
|  | $\mathrm{SP}<-\mathrm{SP}-1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[0 . .7]$; |
|  | $\mathrm{PC}<-\mathrm{addr}\}$ |
| CZ | if $z$ then $\{$ SP <- SP - 1; m<SP> <- PC[8..15]; |
|  | SP <- SP - 1; m<SP> <- PC[0..7]; |
|  | PC <- addr $\}$ |
| CNZ | if z then $\{\mathrm{SP}<-\mathrm{SP}-1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[8 . .15]$; |
|  | SP <- SP - 1; m<SP> <- PC[0..7]; |
|  | $\mathrm{PC}<-\mathrm{addr}\}$ |


| CP | if !s then $\{$ SP <- SP - 1; m<SP> <- PC[8..15]; |
| :---: | :---: |
|  | SP <- SP - 1; m<SP> <- PC[0..7]; |
|  | PC <- addr $\}$ |
| CM | if $s$ then $\{\mathrm{SP}<-\mathrm{SP}-1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[8 . .15]$; |
|  | SP <- SP - 1; m<SP> <- PC[0..7]; |
|  | PC <- addr $\}$ |
| CPE | if p then $\{\mathrm{SP}<-\mathrm{SP}-1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[8 . .15]$; |
|  | SP <- SP - 1; m<SP> <- PC[0..7]; |
|  | PC <- addr $\}$ |
| CPO | if !p then $\{$ SP <- SP - $1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[8 . .15]$; |
|  | SP <- SP - 1; m<SP> <- PC[0..7]; |
|  | PC <- addr $\}$ |
| RET | $\mathrm{PC}[0 . .7]<-\mathrm{m}<\mathrm{SP}>$; SP <- SP +1 ; |
|  | $\mathrm{PC}[8 . .15]<-\mathrm{m}<\mathrm{SPP}>$ SP <- SP + 1 |
| RC | if cy then $\{\mathrm{PC}[0 . .7]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1$; |
|  | $\mathrm{PC}[8 . .15]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1\}$ |
| RNC | if !cy then $\{\mathrm{PC}[0 . .7]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1$; |
|  | $\mathrm{PC}[8 . .15]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1\}$ |
| RZ | if z then $\{\mathrm{PC}[0 . .7]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1$; |
|  | $\mathrm{PC}[8 . .15]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1\}$ |
| RNZ | if z then $\{\mathrm{PC}[0 . .7]<-\mathrm{m}<\mathrm{SP}>$; $\mathrm{SP}<-\mathrm{SP}+1$; |
|  | $\mathrm{PC}[8 . .15]<-\mathrm{m}<\mathrm{SP}>$; SP <- SP + 1 $\}$ |
| RP | if !s then $\{\mathrm{PC}[0 . .7]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1$; |
|  | $\mathrm{PC}[8 . .15]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1\}$ |
| RM | if $s$ then $\{\mathrm{PC}[0 . .7]<-\mathrm{m}<\mathrm{SP}>$; $\mathrm{SP}<-\mathrm{SP}+1$; |
|  | $\mathrm{PC}[8 . .15]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1\}$ |

$$
\begin{array}{ll}
\text { RPE } & \text { if } \mathrm{p} \text { then }\{\mathrm{PC}[0 . .7]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1 ; \\
& \mathrm{PC}[8 . .15]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1\} \\
\mathrm{RPO} \quad & \text { if }!\mathrm{p} \text { then }\{\mathrm{PC}[0 . .7]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1 ; \\
& \mathrm{PC}[8 . .15]<-\mathrm{m}<\mathrm{SP}>; \mathrm{SP}<-\mathrm{SP}+1\}
\end{array}
$$

## Arithmetic Group

INR r8
r8 $<-\mathrm{r} 8+1$
DCR r8
r8 <-r8-1
INR M $\quad \mathrm{m}<\mathrm{HL}><-\mathrm{m}<\mathrm{HL}>+1$
DCR M $\quad \mathrm{m}<\mathrm{HL}><-\mathrm{m}<\mathrm{HL}>-1$
INX B
$\mathrm{BC}<-\mathrm{BC}+1$
INX D $\quad \mathrm{DE}<-\mathrm{DE}+1$
INX H
$\mathrm{HL}<-\mathrm{HL}+1$
DCX B $\quad \mathrm{BC}<-\mathrm{BC}-1$
DCX D $\quad \mathrm{DE}<-\mathrm{DE}-1$
DCX H $\quad \mathrm{HL}<-\mathrm{HL}-1$
ADD r8
A $<-$ A + r8
ADC r8
A $<-\mathrm{A}+\mathrm{r} 8+\mathrm{C}$
ADD M
A $<-$ A $+\mathrm{m}<\mathrm{HL}>$
ADC M
ADI imm8
A $<-\mathrm{A}+\mathrm{m}<\mathrm{HL}>+\mathrm{C}$

ACI imm8
A $<-\mathrm{A}+\mathrm{imm} 8$

DAD B
$\mathrm{HL}<-\mathrm{HL}+\mathrm{BC}$
DAD D
$\mathrm{HL}<-\mathrm{HL}+\mathrm{DE}$
DAD H
$\mathrm{HL}<-\mathrm{HL}+\mathrm{HL}$
DAD SP
HL <- HL + SP
SUB r8
A $<-$ A - r8

| SBB r8 | A $<-$ A $-\mathrm{r} 8-\mathrm{C}$ |
| :--- | :--- |
| SUB M | A $<-$ A $-\mathrm{m}<\mathrm{HL}>$ |
| SBB M | A $<-$ A $-\mathrm{m}<\mathrm{HL}>-$ C |
| SUI imm8 | A $<-$ A -imm 8 |
| SBI imm8 | A $<-$ A - imm8 - C |

## Logical Group

| ANA r8 | A <- A AND r8 |
| :---: | :---: |
| XRA r8 | A <- A XOR r8 |
| ORA r8 | A <- A OR r8 |
| CMP r8 | A - r8 (Flags affected; no operation result saved) |
| ANI imm8 | A <- A AND imm8 |
| XRI imm8 | A <- A XOR imm8 |
| ORI imm8 | A <- A OR imm8 |
| CPI imm8 | A - imm8 (Flags affected; no operation result saved) |
| RLC | cy <- A7; A7 <- A6; A6 <- A5; A5 <- A4; A4 <- A3; |
|  | A3 <- A2; A2 <- A1; A1 <- A0; A0 <- cy |
| RRC | cy <- A0; A0 <- A1; A1 <- A2; A2 <- A3; A3 <- A4; |
|  | A4 <- A5; A5 <- A6; A6 <- A7; A7 <- cy; |
| RAL | tmp <-cy; cy <- A7; A7 <- A6; A6 <- A5; A5 <- A4; |
|  | A4 <- A3; A3 <- A2; A2 <- A1; A1 <- A0; A0 <- tmp |
| RAR | tmp <- cy ; cy<- A0; A0 <- A1; A1 <- A2; A2 <- A3; |
|  | A3 <- A4; A4 <- A5; A5 <- A6; A6 <- A7; A7 <- tmp |

## Special ALU Group

CMA
A <- NOT A

STC

$$
\text { cy }<-1
$$

CMC
cy <- NOT cy

DAA

$$
\text { if }(\mathrm{A}[0 . .3]>9) \mathbf{O R}(\mathrm{ac}=1) \text { then }\{\mathrm{A}<-\mathrm{A}+6\} ;
$$

$$
\text { if }(\mathrm{A}[4 . .8]>9) \mathbf{O R}(\mathrm{cy}=1) \text { then }\{\mathrm{A}<-\mathrm{A}+60 \mathrm{H}\}
$$

## Machine Control Group

EI Enable interrupts after execution of next instruction
DI
Disable interrupts after execution of this instruction
NOP
Do nothing
HLT
Halt the instruction cycle.

## Mask \& Serial I/O Group

Read Interrupt Mask
Following execution of RIM, the A register contains:
A0, A1, A2: RST5.5, RST6.5, RST7.5 masks; $1=$ masked
A3: Interrupt Enable Flag; 1 = enabled
A4, A5, A6: Pending Interrupts; $1=$ Pending
A7: Serial Input Data bit
SIM Set Interrupt Mask
Before execution of SIM, the A register must be set as follows:
A0, A1, A2: RST5.5, RST6.5, RST7.5; $0=$ enabled; $1=$ masked
A3: Mask Set Enable; $0=$ Ignore A0 - A2; $1=$ Apply A0-A2.
A4: if A4 $==1$, reset RST 7.5 latch to OFF.
A5: ignore
A6: if A6 == 1 , output A7 to Serial Output Data latch
A7; ignore if $\mathrm{A} 6=0$

## Restart (Software Interrupt) Group

RST code

$$
\begin{aligned}
& \mathrm{SP}<-\mathrm{SP}-1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[8 . .15] ; \\
& \mathrm{SP}<-\mathrm{SP}-1 ; \mathrm{m}<\mathrm{SP}><-\mathrm{PC}[0 . .7] \\
& \mathrm{PC}<- \text { code } * 8
\end{aligned}
$$

Note: The RST code operand is limited to a value between 0 and 7. Therefore, the address of the next instruction executed is one of the values $0,8,10 \mathrm{H}, 18 \mathrm{H}, 20 \mathrm{H}, 28 \mathrm{H}, 30 \mathrm{H}, 38 \mathrm{H}$.

Power-on or RESET sets the PC to 0 .
In the 8085, a signal on one of the inputs TRAP, RST5.5, RST6.5 or RST 7.5 causes execution of an internal RST instruction with the next executed instruction coming from addresses $24 \mathrm{H}, 2 \mathrm{CH}, 34 \mathrm{H}$ or 3 CH respectively.

