

27-Mar-07 (1)



CEG2400 - Microcomputer Systems

Lecture 11: Thumb mode and
Case Studies
Philip Leong

27-Mar-07 (2)



Introduction

- A number of quizzes for you to test your understanding of the material so far
- Thumb mode
- Embedded system case study
 - How we use the microprocessor stuff in consumer electronics products

27-Mar-07 (3)



I/O Quiz

- A serial device transmits characters at 9600 characters per second, and it takes 5 μ S to process an interrupt. What is the amount of CPU overhead per second for this device if it is
 - Interrupt driven
 - DMA driven. Assume that the DMA controller transfers 1000 bytes at a time, and that memory words are 32-bit with an access time of 10 ns. Assume that transfers are buffered and transmitted a word at a time.

27-Mar-07 (4)



I/O

- Interrupt:
 - Every second transmit 9600 bytes
 - 9600 bytes \times 5 μ S/byte = 48ms
- DMA:
 - Every second transmit 9600 bytes
 - For 1000 bytes: $1000/4=250$ transfers at 10ns each = 2.5 μ S. Also have one interrupt 5 μ S.
 - so for 9600 bytes: $9.6 \times (2.5+5)=72 \mu$ S

27-Mar-07 (5)



Pipelining Quiz

- Suppose that we have an ARM7 device with 3 stage pipeline. Draw a diagram illustrating execution of the following program. How many cycles does it take to complete?



```
mov r0,#0
mov r1,#1
mov r2,#2
```
- Suppose we have a sequence of n mov statements similar to the above, how many cycles does it take to complete?
- How many cycles would it take if no pipelining was used?
- Suppose that without pipelining the maximum clock rate is 50MHz, what would you expect the pipelined clock rate to be? Explain your answer.



27-Mar-07 (6)



Pipelining

- Overall, takes 5 cycles
- For N instructions, we need N+2 cycles
- For no pipelining, we have 1 instruction per cycle so it takes 3 cycles
- Clock rate should be able (50*3)MHz as each pipeline stage does about 1/3 as much work. In practice, it may be difficult to divide the work into 3 exactly equal tasks








27-Mar-07 (21)

Instructions

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	Op	Offset5	Rn	Rd	Move Shifted register							
0	0	0	1	1	Op	Roffset5	Rn	Rd	Arithmetic						
0	0	1	1	Op	Rd	Move/compare/shift/ subtract immediate									
0	1	0	0	0	0	Op	Rn	Rd	ALU operations						
0	1	0	0	0	1	Op	Rn	Rd	Hi register operations						
0	1	0	0	1	Rd	Branch exchange									
0	1	0	1	L	B	0	Rn	Rd	PC-relative load						
0	1	0	1	L	B	0	Rn	Rd	Load/store with register offset						
0	1	0	1	H	S	1	Rn	Rd	Load/store sign-extended by halfword						
0	1	1	B	L	Offset5	Rn	Rd	Load/store with immediate offset							
1	0	0	0	L	Offset5	Rn	Rd	Load/store halfword							
1	0	0	1	L	Rd	SP-relative load/store									
1	0	1	0	SP	Rd	Word address									
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	L	1	0	Rn	Rd	Push/pop register						
1	1	1	0	0	L	Rn	Rd	Multiple load/store							
1	1	1	0	1	Const	Shift#3	Conditional branch								
1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	0	0	Offset11	Unconditional branch									
1	1	1	1	H	Offset	Long branch with link									



27-Mar-07 (25)




- ARM
 - LDREQ r0,[r1]
 - LDRNE r0,[r2]
 - ADDEQ r0, r3, r0
 - ADDNE r0, r4, r0
- Thumb
 - BNE L1
 - LDR r0, [r1]
 - ADD r0, r3, r0
 - B L2
 - L1 LDR r0, [r2]
 - ADD r0, r4, r0
 - L2

27-Mar-07 (26)



Code density and Power

- Thumb instructions take up less memory but we need slightly more of them to do the same thing
 - ARM mode: Gives best performance and hence may be able to clock an application at lower rate to save power
 - Thumb mode: Better density may result in less memory traffic and hence reduce power
 - Not a straightforward relationship (depends on application)
- A mix of the two is common (ARM for performance sensitive code, Thumb for rest)



27-Mar-07 (27)



Thumb Quiz

- What is the advantage of the Thumb instruction set?
 - What are the disadvantages?
- What is done in the Thumb instruction set to improve code density?
- Give examples of 2-address and 3-address instructions
- Suppose we have 2 processors, A and B. Both operate at the same clock rate and with the same continuous power dissipation but A can execute a given program in 20% less time than B. Assuming that power is only consumed while the program is running, how much longer battery life would A have compared with B.

27-Mar-07 (28)



Thumb

- Advantages: improved code density
 - Disadvantages: lower execution speed, slightly larger die size
- Fewer instructions, two address instructions, smaller register file set, no conditionals
- lsl r0,r1,r2 vs lsl r0,r1 (add is 3-address in Thumb)
- Battery life equates to energy which is power * time. Since time is reduced by 20%, so is energy.

27-Mar-07 (29)



Case Study: Apple 3G ipod



Source: <http://members.chello.nl/~m.heijligers/ipod/Engineering/engineering.html>
<http://www.designchain.com/coverstory.asp?issue=summer02>

27-Mar-07 (30)



Design Criteria

- Highest quality sound
- Off-the-shelf components
- Cost
- Time to market
- Many consumer electronics products have similar goals e.g. mobile phones, cameras, etc

27-Mar-07 (31)




Design

- A lot of effort placed in outside appearance, user interface and small volume
- Sony battery, 1.8 in Toshiba drive and PCB are layered

27-Mar-07 (32)



Internals 3G 30GB ipod



27-Mar-07 (33)




Risk

- Time-to-market and risk management
 - A custom integrated circuit would have given them improved cost per unit, volume and battery life
 - Increased risk of design flaw which would affect time to market
 - They decided best to choose the best third-party components (higher quality, shorter time to market, lower risk)
- Portalplayer has development environment for customized, high quality audio player
 - Also have reference design (can buy PCBs and working software for their products)
- Apple
 - Put everything together, developed user interface, optimized for performance, price etc. This is the most important step!

27-Mar-07 (34)



Portalplayer PP5002




27-Mar-07 (35)



Audio Output

- Wolfson codec with integrated headphone driver



27-Mar-07 (36)



Other Chips

- Texas Instruments Firewire Driver.
- Samsung 32MB BGA SDRAM chip, which serves as a buffer for songs, not having to access the HD constantly.
- Philips Semiconductors Power Management and DC-to-DC convertor ICs.
- Cypress Semi USB controller.
- Sharp provides a1MB Flash for firmware.
- TI bridge interface to control the HD.

27-Mar-07 (37)



Other Components

- Toshiba provides the 1.8" hard disk (for the iPod mini, this is Hitachi), approx 50% of total cost
- The touchpad wheel and controller is made by Synaptics. More information can be found at mp3.com.
- Quadros Systems provides the real-time OS.

27-Mar-07 (38)



Key points

- Most embedded systems (computer-based system that performs a dedicated function) companies (e.g. Apple) buys the components and develops products based on it
 - Have a range of products: ipod shuffle, nano, hard disk version
 - Volume production in China