

10-Apr-07 (1)



## CEG2400 - Microcomputer Systems


### Lecture 13: Buses Philip Leong

Slides: courtesy of John Lazzaro UCB

10-Apr-07 (4)



## Recall: Disadvantage of Buses



- It creates a communication bottleneck
  - The bandwidth of that bus can limit the maximum I/O throughput
- The maximum bus speed is largely limited by:
  - The **length** of the bus
  - The **number** of devices on the bus
  - The need to support a range of devices with:
    - Widely varying latencies
    - Widely varying data transfer rates

10-Apr-07 (2)




## Introduction

- Last week: discussed low level details of ARM memory bus
- This week, discuss buses in general along with the ARM AMBA bus

10-Apr-07 (5)



## The General Organization of a Bus



- **Control lines:**
  - Signal requests and acknowledgments
  - Indicate what type of information is on the data lines
- **Data lines** carry information between the source and the destination:
  - Data and Addresses
  - Complex commands

10-Apr-07 (3)



## Buses


**Shared physical wires that act to communicate signals between several devices (often "peripherals")**

- Allow computers be expandable and customisable (more memory, better graphics card, webcam etc)

10-Apr-07 (6)



## Master versus Slave



- A **bus transaction** includes two parts:
  - Issuing the command (and address) – request
  - Transferring the data – action
- Master is the one who starts the bus transaction by:
  - issuing the command (and address)
- Slave is the one who responds to the address by:
  - Sending data to the master if the master ask for data
  - Receiving data from the master if the master wants to send data

10-Apr-07 (7)

## Types of Buses

- Processor-Memory Bus (design specific)
  - Short and high speed
  - Only need to match the memory system
    - Maximize memory-to-processor bandwidth
  - Connects directly to the processor
  - Optimized for cache block transfers
- I/O Bus (industry standard)
  - Usually is lengthy and slower
  - Need to match a wide range of I/O devices
  - Connects to the processor-memory bus or backplane bus
- Backplane Bus (standard or proprietary)
  - Backplane: an interconnection structure within the chassis
  - Allow processors, memory, and I/O devices to coexist
  - Cost advantage: one bus for all components

10-Apr-07 (10)

## A Two-Bus System

- I/O buses tap into the processor-memory bus via bus adaptors to speed match between bus types:
  - Processor-memory bus: mainly for processor-memory traffic
  - I/O buses: provide expansion slots for I/O devices
- Apple Macintosh-II
  - NuBus: Processor, memory, and a few selected I/O devices
  - SCSI Bus: the rest of the I/O devices

10-Apr-07 (8)

## Example: Pentium System Organization

Processor/Memory Bus -- Design Specific

Backplane Bus -- PCI  
PCI Devices: Graphics, IO Control

I/O Buses -- IDE, USB & SCSI

10-Apr-07 (11)

## A Three-Bus System (+ backside cache)

- A small number of backplane buses tap into the processor-memory bus
  - Processor-memory bus focus on traffic to/from memory
  - I/O buses are connected to the backplane bus
- Advantage: loading on the processor bus is greatly reduced & busses run at different speeds

10-Apr-07 (9)

## System with One Bus: Backplane Bus

- A single bus (the backplane bus) is used for:
  - Processor to memory communication
  - Communication between I/O devices and memory
- Advantages: Simple and low cost
- Disadvantages: slow and the bus can become a major bottleneck
- Example: IBM PC - AT

10-Apr-07 (12)

## Typical PC

Other Buses:  
AGP  
Firewire

### Properties...

10-Apr-07 (13)

**Control lines:** Controls transactions, signals what is on data lines

**Data lines:** Carries information across the interface

**Buses are an abstraction for communication: helps designers compose large, complex systems.**

### Upper levels of DRAM bus

10-Apr-07 (16)

Collaboration between DRAM manufacturers (Samsung, Micron) and DRAM users (Intel, Cisco, ...).

Transaction Protocols

Signal Timing on Wires

Wires

Electrical Properties

Mechanical Properties

SYMBOL*	MIN	MAX	MIN	MAX	UNITS
tAC (2)		64		64	ns
tAC (2)		64		6	ns
tAH	106		106		ns
tAR	1.9		1.9		ns
tCH	225		225		ns
tCL	225		225		ns
tCR (2)	7		7.5		ns
tCS (2)	7.5		10		ns
tCW	626		626		ns

### Buses defined in layers ...

10-Apr-07 (14)

Example: DIMM DRAM bus. The name of every wire is defined in a standards document.

Transaction Protocols

Signal Timing on Wires

Wires

Electrical Properties

Mechanical Properties

JEDEC: Joint Electron Device Engineering Council. Makes the DRAM bus standards.

### Wires shared between many DIMMs

10-Apr-07 (17)

Apple Xserve G5 - has 8 DIMM slots, to support 8GB.

DIMMs respond to transaction requests. Since memory controller is only bus master, and there are a small number of DIMM slots, bus sharing is easy: use dedicated wires to each slot.

Memory controller is the only "bus master" - it can start transactions on the bus, but the DIMMs cannot.

### Lower levels of DRAM bus

10-Apr-07 (15)

Transaction Protocols

Signal Timing on Wires

Wires

Electrical Properties

Mechanical Properties

Segment	L1	L2	L3	L4	L5	Total Wire	Total Mass
Length	0.0	1.00	0.00	0.00	0.0	0.0	0.00
Tolerance	±0.00	±0.00	±0.00	±0.00	±0.00	±0.00	±0.00
Layer	Inner	Inner	Inner	Inner	Outer		

Ideally, DIMMs made by any manufacturer should fit into any compliant socket, and work.

### Buses: pros and cons

10-Apr-07 (18)

+++ Low cost. One set of wires from memory controller can support up to 8 DIMMs.

--- Latency of bus increases with length of wires (needed to reach all 8 DIMM sockets), and the loading of 8 DIMMs. Must design for worst-case (8 DIMMs), even if only 1 DIMM is present.

--- Shared wires limit maximum bandwidth from memory. If memory controller had 8 sets of dedicated wires, one per DIMM, memory bandwidth would be much better (but more expensive).

10-Apr-07 (19)

## Buses turn a CPU into a product




**Case Study: Mac Mini**



10-Apr-07 (22)

## Many other buses hidden from user

Processor bus – how the CPU talks to all the other peripherals. Not standardised.




Bus controller – just 1 for low cost. High end products have 2 (fast North bridge, slow South bridge)


**CPU: PowerPC G4 (Freescale)**

10-Apr-07 (20)

## Constraints: Size, low price




Size fixed by form factor (physical size) of desktop DIMMs. Laptop DRAM is smaller but too expensive for a \$499 product.



10-Apr-07 (23)

## Uses many standard parallel buses



AGP 4X bus (graphics chip)

ATA/100 bus (hard disk, DVD/CDROM)

PCI, ATA, AGP devices can be bus master for DMA


Disk can directly write to RAM

**PCI bus for boot rom and USB**

10-Apr-07 (21)


## Users expansion via serial buses

- Serial – data sent over one wire, bit-by-bit
- Advantages
  - low skew (problems due to signal travelling at different rates across parallel wires)
  - Small number of wires so lower cost for cables and connectors
- Disadvantages
  - Less parallel wires so possibly lower bandwidth if skew is not the major bottleneck



**USB, FireWire Ethernet.**

24



Standard 184 Pins DDR PC2700

Connector for optional wireless and Bluetooth

Ultra ATA 100 connector



Modem connector

VRAM Chip 2

PPC G4 Processor

CS 152 L2S: Buses, Disk, and RAID

UC PowerPC 4400



10-Apr-07 (26)

### Cost

- Parts cost \$274.69
- Parts + manufacturing \$283.37
- Source iSuppli Corp




Store iPod + iTunes .Mac QuickTime Support Mac OS X

Your Account View Cart Saved Carts Order Status Customer Service

Customize your Mac.  
Use the options below to build the system of your dreams.

Subtotal \$499.00  
Estimated Ship: Within 24 hours  
Free Shipping

Add to cart Save for later



10-Apr-07 (31)

## AMBA - 2

- AMBA buses
  - AHB (Advanced High Performance Bus)
    - Connect between high-performance system modules
  - ASB (Advanced System Bus)
    - Subset of AHB
  - APB (Advanced Peripheral Bus)
    - Simple interface for low-performance peripherals

10-Apr-07 (34)

## AMBA - 5

- AMBA AHB component (cont'd)

10-Apr-07 (32)

## AMBA - 3

- AMBA buses (cont'd)

AHB	ASB	APB
<ul style="list-style-type: none"> <li>- burst transfers</li> <li>- split transactions</li> <li>- single-cycle bus master handover</li> <li>- single-clock edge operation</li> <li>- wider data bus configurations (64/128 bits)</li> <li>- multiple bus masters (up to 16)</li> <li>- pipelined operation</li> </ul>	<ul style="list-style-type: none"> <li>- burst transfers</li> <li>- pipelined operation</li> <li>- multiple bus masters</li> </ul>	<ul style="list-style-type: none"> <li>- low power</li> <li>- latched address and control</li> <li>- simple interface</li> <li>- suitable for many peripherals</li> </ul>

10-Apr-07 (35)

## AMBA - 6

- AMBA APB
  - APB bridge: only master in APB. Act as slave in AHB
  - APB slave: peripherals
  - Simple protocol

- Processor core
  - Master in AHB
  - Connect through the memory interface of core

10-Apr-07 (33)

## AMBA - 4

- AMBA AHB component
  - Master
    - Initiate read and write operations by providing an address and control information. Only one bus master is allowed to actively use the bus at any one time.
  - Slave
    - Responds to a read or write operation within a given address-space range. The bus slave signals back to the active master the success, failure or waiting of the data transfer.
  - Arbitrator
    - Ensures that only one bus master at a time is allowed to initiate data transfers. Can use the priority
  - Decoder
    - Decode the address of each transfer and provide a select signal for the slave that is involved in the transfer.