

2-Feb-07 (1)



CEG2400 - Microcomputer Systems

Lecture 5: Hardware initialisation and programming examples

Philip Leong

2-Feb-07 (2)



Last week: Driving TTL from 3.3V

When driving one type of logic from another, need to check voltages and currents are sufficient to do so at the speed that you desire. **Level shifters** can be used for interfacing.




Figure 1. Standard TTL/LVTTL/CMOS/LVCMOS Logic Levels

2-Feb-07 (3)



LPC2131

You should check output current and voltage for output is sufficient to meet the input current and voltage of the connecting device.

V_i	input voltage	pin configured to provide a digital function	0	-	5.5	V
V_O	output voltage	output active	0	-	V_{DD}	V
V_{IH}	HIGH-level input voltage		2.0	-	-	V
V_{IL}	LOW-level input voltage		-	-	0.8	V
V_{HYS}	hysteresis voltage		-	0.4	-	V
V_{OH}	HIGH-level output voltage	$I_{OH} = -4$ mA	$V_{DD} - 0.4$	-	-	V
V_{OL}	LOW-level output voltage	$I_{OL} = -4$ mA	-	-	0.4	V
I_{OH}	HIGH-level output current	$V_{OH} = V_{DD} - 0.4$ V	-4	-	-	mA
I_{OL}	LOW-level output current	$V_{OL} = 0.4$ V	4	-	-	mA
I_{OHS}	HIGH-level short-circuit current	$V_{OH} = 0$ V	-	-	-45	mA
I_{OLS}	LOW-level short-circuit current	$V_{OL} = V_{DD}$	-	-	50	mA
I_{PD}	pull-down current	$V_i = 5$ V	10	50	150	μ A
I_{PU}	pull-up current	$V_i = 0$ V	-15	-50	-85	μ A
		$V_{DD} < V_i < 5$ V	0	0	0	μ A

2-Feb-07 (4)



Example

- One LPC2131 driving two 74LCX244 chips
- LPC2131
 - $V_{OL} = 0.4$ V max, $V_{OH} = V_{DD} - 0.4 = 2.9$ V min
 - $I_{OL} = 4$ mA, $I_{OH} = -4$ mA
- 74LCX244
 - $V_{IL} = 0.8$ V max, $V_{IH} = 2$ V min (ok)
 - $I_I = \pm 5$ μ A **NB double this for 2** (ok)
- Note for some logic, need to check both I_{IL} and I_{IH}
- Also need to check whether the propagation delay is fast enough

2-Feb-07 (5)



Introduction

- How does the LPC2131 board allow you to download programs?
- How does it allow you to execute your own software?
- What does the J3 jumper do?
- What does the startup code do?

2-Feb-07 (6)



System Control Block

- Provides system features such as
 - External interrupt
 - Crystal oscillator
 - PLL
 - Memory mapping control
 - Power control
 - VPB divider
 - Wakeup timer
- We will discuss those in green today

2-Feb-07 (7)

Reset Circuit

- #RESET goes low when you press SW1
- Upon reset or powerup, ARM executes instruction at address 0x00000000

Address	Exception
0x0000 0000	Reset
0x0000 0004	Undefined Instruction
0x0000 0008	Software Interrupt
0x0000 000C	Prefetch Abort (instruction fetch memory fault)
0x0000 0010	Data Abort (data access memory fault)
0x0000 0014	Reserved
<small>Note: Identified as reserved in ARM documentation, this location is used by the Boot Loader as the Valid User Program key. This is described in detail in "Flash Memory System and Programming" chapter on page 216.</small>	
0x0000 0018	IRQ
0x0000 001C	FIQ

2-Feb-07 (8)

Power on

- Wakeup timer ensures everything is stable and ready before allowing instructions to execute
- When using external oscillator, RESET should be asserted for >10ms on powerup
 - What is the RC time constant for the circuit in previous slide?

2-Feb-07 (9)

Reset Code

```

AREA RESET, CODE, READONLY
ARM
Vectors
    LDR PC, Reset_Addr
    LDR PC, Undef_Addr
    ...
; DCD=Define Constant Data (same as DCW)
Reset_Addr DCD Reset_Handler
    ...
EXPORT Reset_Handler
Reset_Handler
    ; initialise everything here
    
```

2-Feb-07 (10)

Oscillator

- Crystal + caps connected to XTAL1 and XTAL2 pins to generate a clock
 - A square wave can also be input to XTAL1
- We use 11.0592MHz because it is a multiple of the baud rates we wish to use for the UARTs (11.0592MHz=57600x192)

2-Feb-07 (11)

Phase locked loop


- High frequency signals are difficult to handle on a PCB due to the relatively long wires used. This is less of a problem on-chip.
- Sometimes we want a high frequency for high throughput, sometimes we want a low clock frequency for low power and because it generates less electromagnetic interference
- Many chips use a low frequency external clock and multiply on-chip to address these issues
 - A circuit that can do this is a **phase locked loop (PLL)**

2-Feb-07 (12)

PLL - how it works

- Feedback system used to multiply clock input clock frequency
- Output of the loop filter sets voltage to VCO so the two frequencies at the phase detector are exactly the same
- Once "locked", $F_{out} = N \times F_{in}$

Source: <http://www.uoguelph.ca/~antoon/gadgets/pll/pll.html>



- 2-Feb-07 (14)
- ## PLL
- PLL multiplies the input oscillator frequency F_{OSC} by M to give CCLK
 - $CCLK = F_{OSC} \times M$
 - To do this it uses a current controlled oscillator at frequency
 - $F_{CCO} = F_{OSC} \times M \times 2 \times P$
 - Furthermore F_{OSC} must be in range 10-25MHz and F_{CCO} in range 156-320MHz

2-Feb-07 (15)

PLLCFG

3.7.3 PLL Configuration register (PLLCFG - 0xE01F C084)

The PLLCFG register contains the PLL multiplier and divider values. Changes to the PLLCFG register do not take effect until a correct PLL feed sequence has been given (see Section 3.7.7 "PLL Feed register (PLLFEED - 0xE01F C08C)" on page 30). Calculations for the PLL frequency, and multiplier and divider values are found in the PLL Frequency Calculation section on page 31.

Table 15: PLL Configuration register (PLLCFG - address 0xE01F C084) bit description

Bit	Symbol	Description	Reset value
4:0	MSEL	PLL Multiplier value. Supplies the value "M" in the PLL frequency calculations. <i>Note:</i> For details on selecting the right value for MSEL see Section 3.7.9 "PLL frequency calculation" on page 31.	0
6:5	PSEL	PLL Divider value. Supplies the value "P" in the PLL frequency calculations. <i>Note:</i> For details on selecting the right value for PSEL see Section 3.7.9 "PLL frequency calculation" on page 31.	0
7	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

2-Feb-07 (16)

Choosing P and M

- Choose desired F_{OSC} and CCLK (CCLK must be integer multiple)
- Calculate M in range 1-32 (MSEL bits are M-1)
- Calculate P so that F_{CCO} is in correct range (P must be 1,2,4 or 8. PSEL bits are P-1)

PSEL Bits (PLLCFG bits 6:5)	Value of P
00	1
01	2
10	4
11	8

MSEL Bits (PLLCFG bits 4:0)	Value of M
00000	1
00001	2
00010	3
00011	4
...	...
11100	31
11111	32

2-Feb-07 (17)

Example

- $F_{OSC} = 10$ MHz requires $CCLK = 60$ MHz
- $M = CCLK / F_{osc} = 60 \text{ MHz} / 10 \text{ MHz} = 6$.
 - $M - 1 = 5$ will be written as PLLCFG[4:0]
- Value for P can be derived from $P = F_{CCO} / (CCLK \times 2)$, F_{CCO} must be 156-320 MHz. Assuming the lowest allowed frequency for $F_{CCO} = 156$ MHz, $P = 156 \text{ MHz} / (2 \times 60 \text{ MHz}) = 1.3$. The highest F_{CCO} frequency criteria produces $P = 2.67$. Only solution for P that satisfies both of these requirements and is listed in Table 20 is $P = 2$. Therefore, PLLCFG[6:5] = 1 will be used.

2-Feb-07 (18)

PLLCON

Table 14: PLL Control register (PLLCON - address 0xE01F C080) bit description

Bit	Symbol	Description	Reset value
0	PLLE	PLL Enable. When one, and after a valid PLL feed, this bit will activate the PLL and allow it to lock to the requested frequency. See PLLSTAT register, Table 16.	0
1	PLLC	PLL Connect. When PLLC and PLLE are both set to one, and after a valid PLL feed, connects the PLL as the clock source for the microcontroller. Otherwise, the oscillator clock is used directly by the microcontroller. See PLLSTAT register, Table 16.	0
7:2	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

2-Feb-07 (19)



PLLFEED

- Incorrect programming of the PLL will cause the uC to operate incorrectly
- The PLL is only updated if a PLLFEED sequence is received
 - Update PLLCFG & PLLCON registers
 - Write 0xAA to PLLFEED
 - Write 0x55 to PLLFEED

2-Feb-07 (20)



PLLSTATUS

Table 16: PLL Status register (PLLSTAT - address 0xE01FC088) bit description

Bit	Symbol	Description	Reset value
4:0	MSEL	Read-back for the PLL Multiplier value. This is the value currently used by the PLL.	0
6:5	PSEL	Read-back for the PLL Divider value. This is the value currently used by the PLL.	0
7	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
8	PLLE	Read-back for the PLL Enable bit. When one, the PLL is currently activated. When zero, the PLL is turned off. This bit is automatically cleared when Power-down mode is activated.	0
9	PLLC	Read-back for the PLL Connect bit. When PLLC and PLLE are both one, the PLL is connected as the clock source for the microcontroller. When either PLLC or PLLE is zero, the PLL is bypassed and the oscillator clock is used directly by the microcontroller. This bit is automatically cleared when Power-down mode is activated.	0
10	PLOCK	Reflects the PLL Lock status. When zero, the PLL is not locked. When one, the PLL is locked onto the requested frequency.	0
15:11	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

2-Feb-07 (21)



PLL Definitions

```

; Phase Locked Loop (PLL) definitions
PLL_BASE EQU 0xE01FC080 ; PLL Base Address
PLLCON_OFS EQU 0x00 ; PLL Control Offset
PLLCFG_OFS EQU 0x04 ; PLL Configuration Offset
PLLSTAT_OFS EQU 0x08 ; PLL Status Offset
PLLFEED_OFS EQU 0x0C ; PLL Feed Offset
PLLCON_PLLE EQU (1<<0) ; PLL Enable
PLLCON_PLLC EQU (1<<1) ; PLL Connect
PLLCFG_MSEL EQU (0x1F<<0) ; PLL Multiplier
PLLCFG_PSEL EQU (0x03<<5) ; PLL Divider
PLLSTAT_PLOCK EQU (1<<10) ; PLL Lock Status
; / <e> PLL Setup
; / <01.0..4> MSEL: PLL Multiplier Selection
; / <1-32><#-1>
; / <#> M Value
; / <01.5..6> PSEL: PLL Divider Selection
; / <0>=> 1 <1>=> 2 <2>=> 4 <3>=> 8
; / <#> P Value
; / </e>
PLL_SETUP EQU 1
PLLCFG_Val EQU 0x00000024; What is M and P? What is Fcco? CCLK?

```

2-Feb-07 (22)



PLL startup code

```

; Setup PLL
IF PLL_SETUP <> 0
LDR R0, =PLL_BASE
MOV R1, #0xAA
MOV R2, #0x55

; Configure and Enable PLL
MOV R3, #PLLCFG_Val ; 0x24
STR R3, [R0, #PLLCFG_OFS]
MOV R3, #PLLCON_PLLE
STR R3, [R0, #PLLCON_OFS]
STR R1, [R0, #PLLFEED_OFS]
STR R2, [R0, #PLLFEED_OFS]

```

2-Feb-07 (23)



Wait until ready & switch

```

; Wait until PLL Locked
PLL_Loop LDR R3, [R0, #PLLSTAT_OFS]
ANDS R3, R3, #PLLSTAT_PLOCK
BEQ PLL_Loop

; Switch to PLL Clock
MOV R3,
#(PLLCON_PLLE:OR:PLLCON_PLLC)
STR R3, [R0, #PLLCON_OFS]
STR R1, [R0, #PLLFEED_OFS]
STR R2, [R0, #PLLFEED_OFS]
ENDIF ; PLL_SETUP

```

2-Feb-07 (24)



VPB Clock

- Processor uses CCLK and peripherals use PCLK (peripherals usually don't run as fast as the processor)
- VPB divider determines relation between them
 - Startup code doesn't change the default of /4
- What is PCLK in our system?

Table 27: VPB Divider register (VPBDIV - address 0xE01FC100) bit description

Bit	Symbol	Value	Description	Reset value
1:0	VPBDIV	00	VPB bus clock is one fourth of the processor clock.	00
		01	VPB bus clock is the same as the processor clock.	
		10	VPB bus clock is one half of the processor clock.	
		11	Reserved. If this value is written to the VPBDIV register, it has no effect (the previous setting is retained).	
7:2	-	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA




Fig 12. VPB divider connections

2-Feb-07 (25)



Stack space

```
UND_Stack_Size EQU 0x00000000
SVC_Stack_Size EQU 0x00000008
ABT_Stack_Size EQU 0x00000000
FIQ_Stack_Size EQU 0x00000000
IRQ_Stack_Size EQU 0x00000080
USR_Stack_Size EQU 0x00000400
```

```
Stack_Size EQU (UND_Stack_Size + SVC_Stack_Size +
ABT_Stack_Size + \
FIQ_Stack_Size + IRQ_Stack_Size +
USR_Stack_Size)
```

```
AREA STACK, NOINIT, READWRITE, ALIGN=3
Stack_Mem SPACE Stack_Size
```

```
Stack_Top EQU Stack_Mem + Stack_Size
```

2-Feb-07 (26)



Setup stack

```
; Setup Stack for each mode
LDR R0, =Stack_Top
; Enter Undefined Instruction Mode and set its Stack Pointer
MSR CPSR_c, #Mode_UND:OR:I_Bit:OR:F_Bit
MOV SP, R0
SUB R0, R0, #UND_Stack_Size
...
; Enter User Mode and set its Stack Pointer
MSR CPSR_c, #Mode_USR
MOV SP, R0
SUB SL, SP, #USR_Stack_Size

; Enter the C code
IMPORT __main
LDR R0, =__main
BX R0
```

2-Feb-07 (27)



Memory Mapping Modes

- Wish reset to be flexible
 - download to flash (boot loader)
 - execute our program in flash
 - execute routine in RAM
- Need some way to map different portions of memory to the ARM exception vectors
 - Memory mapping control determines source of this data

Table 2: ARM exception vector locations

Address	Exception
0x0000 0000	Reset
0x0000 0004	Undefined Instruction
0x0000 0008	Software Interrupt
0x0000 000C	Prefetch Abort (instruction fetch memory fault)
0x0000 0010	Data Abort (data access memory fault)
0x0000 0014	Reserved
Note: Identified as reserved in ARM documentation, this location is used by the Boot Loader as the Valid User Program key. This is described in detail in "Flash Memory System and Programming" chapter on page 2.16.	
0x0000 0018	IRQ
0x0000 001C	FIQ

2-Feb-07 (28)



Memory Mapping modes

Table 3: LPC2131/2/4/6/8 memory mapping modes

Mode	Activation	Usage
Boot Loader mode	Hardware activation by any Reset	The Boot Loader always executes after any reset. The Boot Block interrupt vectors are mapped to the bottom of memory to allow handling exceptions and using interrupts during the Boot Loading process.
User Flash mode	Software activation by Boot code	Activated by Boot Loader when a valid User Program Signature is recognized in memory and Boot Loader operation is not forced. Interrupt vectors are not re-mapped and are found in the bottom of the Flash memory.
User RAM mode	Software activation by User program	Activated by a User Program as desired. Interrupt vectors are re-mapped to the bottom of the Static RAM.

2-Feb-07 (29)



Memory mapping modes

Table 12: Memory Mapping control register (MEMMAP - address 0xE01F C040) bit description

Bit	Symbol	Value	Description	Reset value
1:0	MAP	00	Boot Loader Mode. Interrupt vectors are re-mapped to Boot Block.	00
		01	User Flash Mode. Interrupt vectors are not re-mapped and reside in Flash.	
		10	User RAM Mode. Interrupt vectors are re-mapped to Static RAM.	
		11	Reserved. Do not use this option.	
Warning: Improper setting of this value may result in incorrect operation of the device.				
7:2	-	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA


So how does the bootloader know to execute your code?

2-Feb-07 (30)



Memory mapping modes


- 12kB boot block remapped to high memory so it is at the same address for devices with different flash sizes



2-Feb-07 (31)



After reset



2-Feb-07 (32)



Details


- Remapped area is
 - 32 bytes (size of interrupt buffer area)
 - Additional 32 bytes (to store constants for jumping beyond range of branch instruction)
 - Total 64 bytes
- Same data can be read from both remapped and original locations

2-Feb-07 (33)



Boot loader

- Always runs after reset
- Allows programming of flash memory
 - Low on P0.14 starts the in-system programming command handler (J3 inserted on our board)
 - If high, looks for a valid user program and executes it
 - P0.14 must be pulled high or low by external hardware



2-Feb-07 (34)



Valid user program

- Reserved ARM interrupt vector location (0x0000 0014) should contain the 2's complement of the check-sum of the remaining interrupt vectors.
 - i.e. checksum of all vectors is 0.

2-Feb-07 (35)



Some simple programs

```

Program 7.3a: add.s — Add two numbers
1 ; Add two (32-bit) numbers
2
3     TTL      Ch4Ex3 - add
4     AREA    Program, CODE, READONLY
5     ENTRY
6
7 Main
8     LDR     R1, Value1      ; Load the first number
9     LDR     R2, Value2      ; Load the second number
10    ADD     R1, R1, R2      ; ADD them together into R1 (x = x + y)
11    STR     R1, Result      ; Store the result
12    SWI     #11
13
14 Value1 DCD  #37E3C123      ; First value to be added
15 Value2 DCD  #367402AA      ; Second value to be added
16 Result DCD  0              ; Storage for result
17
18    END
  
```

Following programs from: <http://www.arm.com/miscPDFs/9658.pdf>
(excellent book on ARM assembly)

2-Feb-07 (36)



64-bit addition

```

Program 7.7: add64.s — 64 bit addition
1 ; 64 bit addition
2
3     TTL      Ch4Ex8 - add64
4     AREA    Program, CODE, READONLY
5     ENTRY
6
7 Main
8     LDR     R0, =Value1      ; Pointer to first value
9     LDR     R1, [R0]         ; Load first part of value1
10    LDR     R2, [R0, #4]     ; Load lower part of value1
11    LDR     R0, =Value2      ; Pointer to second value
12    LDR     R3, [R0]         ; Load upper part of value2
13    LDR     R4, [R0, #4]     ; Load lower part of value2
14    ADDS   R6, R2, R4        ; Add lower 4 bytes and set carry flag
15    ADC     R5, R1, R3        ; Add upper 4 bytes including carry
16    LDR     R0, =Result      ; Pointer to Result
17    STR     R5, [R0]         ; Store upper part of result
18
19    STR     R6, [R0, #4]     ; Store lower part of result
20    SWI     #11
21
22 Value1 DCD  #12A2E640, #F2100123 ; Value to be added
23 Value2 DCD  #001019BF, #40023F51 ; Value to be added
24 Result DCD  0              ; Space to store result
25
26    END
  
```

2-Feb-07 (37)

Program 7.8: factorial.s — Lookup the factorial from a table by using the address of the memory location

```

1 ; Lookup the factorial from a table using the address of the memory location
2
3     TTL      Ch4Ex9 - factorial
4     AREA    Program, CODE, READONLY
5     ENTRY
6
7 Main
8     LDR     R0, =DataTable      ; Load the address of the lookup table
9     LDR     R1, Value          ; Offset of value to be looked up
10    MOV     R1, R1, LSL #0x2    ; Data is declared as 32bit - need
11                                ; to quadruple the offset to point at the
12                                ; correct memory location
13    ADD     R0, R0, R1          ; R0 now contains memory address to store
14    LDR     R2, [R0]
15    LDR     R3, =Result         ; The address where we want to store the answer
16    STR     R2, [R3]           ; Store the answer
17
18    SWI     #11
19
20    AREA    DataTable, DATA
21
22    DCD     1, :0! = 1          ; The data table containing the factorials
23    DCD     1, :1! = 1
24    DCD     2, :2! = 2
25    DCD     6, :3! = 6
26    DCD     24, :4! = 24
27    DCD     120, :5! = 120
28    DCD     720, :6! = 720
29    DCD     5040, :7! = 5040
30    Value  DCB     5
31    ALIGN
32    Result DCW     0
33
34    END

```

2-Feb-07 (38)



Largest number

Program 9.3: largest16.s — Scan a series of 16 bit numbers to find the largest

```

1 * Scan a series of 16 bit numbers to find the largest
2
3     TTL      Ch9Ex3 - largest16
4     AREA    Program, CODE, READONLY
5     ENTRY
6
7 Main
8     LDR     R0, =Data1         ;load the address of the lookup table
9     EOR     R1, R1, R1         ;clear R1 to store largest
10    LDR     R2, Length         ;init element count
11    CMP     R2, #0
12    BEQ     Done               ;if table is empty
13
14    Loop
15    LDR     R3, [R0]           ;get the data
16    CMP     R3, R1             ;bit is 1
17    BCC     Looptest          ;skip next line if zero
18    MOV     R1, R3            ;increment -ve number count
19
20    Looptest
21    ADD     R0, R0, #4         ;increment pointer
22    SUBS   R2, R2, #0x1        ;decrement count with zero set
23    BNE     Loop              ;if zero flag is not set, loop
24
25    Done
26    STR     R1, Result         ;otherwise done - store result
27
28    SWI     #11

```

2-Feb-07 (39)



Largest number

```

25     AREA    Data1, DATA
26
27     Table  DCW     #1152       ;table of values to be tested
28     ALIGN
29     DCW     #7761
30     ALIGN
31     DCW     #7123
32     ALIGN
33     DCW     #8000
34     ALIGN
35     TableEnd DCW     0
36
37     AREA    Data2, DATA
38
39     Length DCW     (TableEnd - Table) / 4 ;because we're having to align
40     ALIGN ;give the loop count
41     Result DCW     0           ;storage for result
42
43     END
44

```